ScienceOpen:
research and publishing network
For Publishers
Discovery
Metadata
Peer review
Hosting
Publishing
For Researchers
Join
Publish
Review
Collect
My ScienceOpen
Sign in
Register
Dashboard
Blog
About
Search
Advanced search
My ScienceOpen
Sign in
Register
Dashboard
Search
Search
Advanced search
For Publishers
Discovery
Metadata
Peer review
Hosting
Publishing
For Researchers
Join
Publish
Review
Collect
Blog
About
0
views
0
references
Top references
cited by
1
0 reviews
Review
0
comments
Comment
0
recommends
+1
Recommend
0
collections
Add to
0
shares
Share
Twitter
Sina Weibo
Facebook
Email
3,847
similar
All similar
Record
: found
Abstract
: not found
Article
: not found
Junctionless Gate-all-around Nanowire FET with Asymmetric Spacer for Continued Scaling
Author(s):
V. Sreenivasulu
,
Vadthiya Narendar
Publication date:
2022
Journal:
Silicon
Read this article at
ScienceOpen
Publisher
Bookmark
There is no author summary for this article yet. Authors can add summaries to their articles on ScienceOpen to make them more accessible to a non-specialist audience.
Related collections
ScienceOpen Research
Author and article information
Journal
DOI::
10.1007/s12633-021-01471-z
Data availability:
Comments
Comment on this article
Sign in to comment
scite_
Similar content
3,847
Fabrication of ZnO nanowires using nanoscale spacer lithography for gas sensors.
Authors:
Kwang-Seok Choi
,
Yoon-Bong Hahn
,
Seong Ra
…
High-frequency analog GNR-FET design criteria
Authors:
Ilaria Imperiale
,
Antonio Gnudi
,
Elena Gnani
…
Preparation of thermotrophic liquid crystalline polymers involving a novel spacer unit based on vinylacetic acid
Authors:
Gary M. Day
,
W. Jackson
,
Howard Jacobs
…
See all similar
Cited by
1
Impact of Scaling on Nanosheet FET and CMOS Circuit Applications
Authors:
N. Aruna Kumari
,
V. Bharath Sreenivasulu
,
P. Prithvi
See all cited by