- Record: found
- Abstract: not found
- Article: not found
Gate Fringe-Induced Barrier Lowering in Underlap FinFET Structures and Its Optimization
Read this article at
ScienceOpenPublisher
There is no author summary for this article yet. Authors can add summaries to their articles on ScienceOpen to make them more accessible to a non-specialist audience.
Related collections
Most cited references10
- Record: found
- Abstract: not found
- Article: not found
Extension and source/drain design for high-performance finFET devices
H.-S.P. Wong, J. Kedzierski, Meikei Ieong … (2003)
- Record: found
- Abstract: not found
- Article: not found
Sub-50 nm P-channel FinFET
Chenming Hu, K. Asano, V. Subramanian … (2001)
- Record: found
- Abstract: not found
- Conference Proceedings: not found
Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel
H.-S.P. Wong, K.K. Chan, Y. Taur (2024)